

Homework #8: ECE 461/661

Root Locus, Gain, Lead Compensation. Due Monday, October 20th

Root Locus with Complex Poles & Zeros

Sketch the root locus plot for the following systems for $0 < k < \infty$. Also plot the

- real axis loci, break away points, jw crossings (if any), asymptotes, and departure/approach angle


$$1) \quad G(s) = \left(\frac{s+5}{s(s^2+2s+5)} \right)$$

$$2) \quad G(s) = \left(\frac{s^2+2s+5}{s(s+2)(s+4)(s+6)} \right)$$

Gain & Lead Compensation

A 4th-order model for the following 10-stage RC filter is

$$G(s) = \left(\frac{170}{(s+0.47)(s+3.40)(s+9.00)(s+16.77)} \right)$$



3) Design a gain compensator ($K(s) = k$) which results in

- The fastest system possible,
- With no overshoot for a step input (i.e. design for the breakaway point)

For this value of k , determine

- The closed-loop dominant pole(s)
- The 2% settling time,
- The error constant, K_p , and
- The steady-state error for a step input.

Check your design in Matlab or Simulink or VisSim

4) Design a gain compensator ($K(s) = k$) which results in 20% overshoot for a step input. For this value of k , determine

- The closed-loop dominant pole(s)
- The 2% settling time,
- The error constant, K_p , and
- The steady-state error for a step input.

Check your design in Matlab or Simulink or VisSim

5) Design a lead compensator, $K(s) = k \left(\frac{s+a}{s+10a} \right)$, which results in 20% overshoot for a step input. For this $K(s)$, determine

- The closed-loop dominant pole(s)
- The 2% settling time,
- The error constant, K_p , and
- The steady-state error for a step input.

Check your design in Matlab or Simulink or VisSim

Give an op-amp circuit to implement $K(s)$